Breaking News
News & Analysis

GlobalFoundries fabs 20-nm test chip

8/29/2011 11:15 PM EDT
11 comments
NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
CACHE
User Rank
Rookie
re: GlobalFoundries fabs 20-nm test chip
CACHE   9/1/2011 12:19:21 PM
NO RATINGS
"Test chip" seems to have a different meaning for every company. 1 company may describe Test Chip as a mask field full of test structures, while another could call a SOC w/ SRAM, logic, etc their "Test Chip". The article doesn't clarify the details of this announcement, I think people are making their own implications which may or may not be accurate.

docdivakar
User Rank
Manager
re: GlobalFoundries fabs 20-nm test chip
docdivakar   8/31/2011 11:06:47 PM
NO RATINGS
@Sanjib.Acharya: the chip does what you want it to do! Test chips are one way to validate a given higher technology node but that is 1/4 of the story. Real design with memory / logic / FPGA will of a myriad of problems that a developer of an ASIC will have to hand-hold with GloFo. I am not discounting the packaging challenges either with 20nm process. Tabula has already demonstrated 22nm FPGA so this news release is no way getting the attention or hype if at all intended! Dr. MP Divakar

pinhead1
User Rank
Rookie
re: GlobalFoundries fabs 20-nm test chip
pinhead1   8/31/2011 5:47:19 PM
NO RATINGS
Haha ;-)

Sanjib.A
User Rank
CEO
re: GlobalFoundries fabs 20-nm test chip
Sanjib.A   8/31/2011 7:06:57 AM
NO RATINGS
Towards the end of this article it is mentioned "...available to customers who wish to evaluate 20nm technology." What does this chip do? What is the functionality? In what package it comes?

SiliconAsia
User Rank
Rookie
re: GlobalFoundries fabs 20-nm test chip
SiliconAsia   8/31/2011 3:52:05 AM
NO RATINGS
Taping out a real SOC in 20nm then deserve a mention in NY times or wall street!!!!

pinhead1
User Rank
Rookie
re: GlobalFoundries fabs 20-nm test chip
pinhead1   8/30/2011 5:25:27 PM
NO RATINGS
With the amount of layer generation and OPC it takes for 20nm, you'd probably think that taping out a single SRAM cell is worth a mention on EE Times ;-)

Archeologist
User Rank
Rookie
re: GlobalFoundries fabs 20-nm test chip
Archeologist   8/30/2011 1:57:47 PM
NO RATINGS
Test chip should not make news.

SiliconAsia
User Rank
Rookie
re: GlobalFoundries fabs 20-nm test chip
SiliconAsia   8/30/2011 1:03:23 PM
NO RATINGS
Running test chip now while TSMC and Samsung is already running SOC test chip in 20nm?? Is GF still having an execution issues on 40nm/28nm? Are there any announced takers for gate-first 28nm technology from GF? I understand that there are some from Samsung side but have not heard any from gf side.

Naveen.Agrawal_#3
User Rank
Rookie
re: GlobalFoundries fabs 20-nm test chip
Naveen.Agrawal_#3   8/30/2011 5:00:16 AM
NO RATINGS
Hi Daleste: It seems you are in doubt about the outcome of their design? Why is that the case? Functionality can be improved as the learning curve has started with this tape-out.

daleste
User Rank
CEO
re: GlobalFoundries fabs 20-nm test chip
daleste   8/30/2011 3:07:53 AM
NO RATINGS
Good to hear they taped out a test chip. I'll wait to see if it functions.

Flash Poll
Radio
LATEST ARCHIVED BROADCAST
EE Times editor Junko Yoshida grills two executives --Rick Walker, senior product marketing manager for IoT and home automation for CSR, and Jim Reich, CTO and co-founder at Palatehome.
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed