Breaking News
News & Analysis

TSMC ready to flip the switch on EUV

9/6/2011 11:09 AM EDT
4 comments
NO RATINGS
More Related Links
View Comments: Threaded | Newest First | Oldest First
resistion
User Rank
Author
re: TSMC ready to flip the switch on EUV
resistion   9/6/2011 12:04:46 PM
NO RATINGS
Didn't hear much detail about the kla tool.

resistion
User Rank
Author
re: TSMC ready to flip the switch on EUV
resistion   9/6/2011 12:40:50 PM
NO RATINGS
To be fair, other companies have tried other NGLs besides EUV as well. Toshiba and Samsung have worked on imprint, IBM and Samsung worked on DSA. Long ago Intel, IBM tried xray.

GoViking
User Rank
Author
re: TSMC ready to flip the switch on EUV
GoViking   9/7/2011 6:49:52 PM
NO RATINGS
E-beam direct write...Long time coming!: I visited Bill Livesay at E-Beam Microfabrication (EBM) on Miramar Rd in San Diego in 1978, who was a pioneer in e-beam direct write; Howard Bogert published a newsletter in about 1980 for Dataquest, entitled, "E-Beam is Economic for Mask-Making". Maybe only the hard stop now faced by optical litho pushes e-beam to the forefront...or maybe not. We always have a way of extending the lifetime of 'inertial' technologies more than we ever imagined was possible.

krisi
User Rank
Author
re: TSMC ready to flip the switch on EUV
krisi   9/8/2011 6:29:07 PM
NO RATINGS
Testing all 3 competing lithography techniques sounds like an expensive proposition. It probably also means that it is still unclear which one will move to manufacturing...Kris

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed