Breaking News
News & Analysis

Sonics rolls GHz-class network-on-chip

9/20/2011 11:00 AM EDT
1 Comment
NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
DrewW
User Rank
Rookie
re: Sonics rolls GHz-class network-on-chip
DrewW   9/20/2011 6:55:40 PM
NO RATINGS
Thanks Rick, it was good to catch up and chat about our SGN announcement and how we see the NoC evolving. I would like to clarify a couple points in your story: 1. All Sonics network products, since our SiliconBackplane in 1997, have supported concurrency in the form of individually flow controlled threads or virtual channels. To date, none of our competitors support this performance-critical capability. 2. The 64 initiator and 64 target limitation in our SonicsSX product is not a chip-level limitation. By cascading several instances, a recent customer completed an SoC with about 300 ports. 3. It is more accurate to call SGN our first "router-based" network (referring to how we accomplish switching and distance spanning), since our existing products have been "routed" (referring to how packet destinations are determined) since 2003. 4. In keeping things apples to apples with regards to market position and customer traction, it is worth noting that Sonics remains the world’s largest supplier of on-chip networks for advanced SoCs and that most of the Arteris customers you listed are actually licensing their TI-derived chip-to-chip interface, whereas Sonics has on-chip networks in production with 7 of the 10 largest semiconductor companies, who currently ship more than 1 million Sonics-enabled ICs daily.

Most Recent Comments
_hm
 
_hm
 
_hm
 
DrQuine
 
_hm
 
DrQuine
 
DrQuine
 
DrQuine
 
MeasurementBlues
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.