Breaking News
News & Analysis

Update: Nvidia five-core chip ups mobile ante

9/21/2011 06:12 AM EDT
21 comments
NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
Page 1 / 3   >   >>
KB3001
User Rank
CEO
re: Update: Nvidia five-core chip ups mobile ante
KB3001   9/24/2011 5:18:22 PM
NO RATINGS
I find the idea quite middle of the road :-)

resistion
User Rank
CEO
re: Update: Nvidia five-core chip ups mobile ante
resistion   9/23/2011 12:44:28 PM
NO RATINGS
It's a large and doubly processed die. So such cost can be tolerated? Great!

stixoffire
User Rank
Rookie
re: Update: Nvidia five-core chip ups mobile ante
stixoffire   9/23/2011 7:13:52 AM
NO RATINGS
I should have put the quote. "Despite the difference in process technology, the low power and high performance cores share the same die. "

stixoffire
User Rank
Rookie
re: Update: Nvidia five-core chip ups mobile ante
stixoffire   9/23/2011 7:11:34 AM
NO RATINGS
According to the article they are all on the same die.

rick merritt
User Rank
Author
re: Update: Nvidia five-core chip ups mobile ante
rick merritt   9/22/2011 8:13:17 PM
NO RATINGS
Thanks for weighing in Joe. A three-core Armada organized aloing similar lines as the Tegra 3, eh? So will this be a new trend? Do you think Marvell and Nvidia independently had the same idea?

Joe Byrne
User Rank
Blogger
re: Update: Nvidia five-core chip ups mobile ante
Joe Byrne   9/22/2011 7:46:48 PM
NO RATINGS
cf Marvell Armada 628 http://bit.ly/r1kEd4

rick merritt
User Rank
Author
re: Update: Nvidia five-core chip ups mobile ante
rick merritt   9/22/2011 5:53:13 PM
NO RATINGS
Thanks all--and Nathan Brookwood especially--for helping me see this is a single die. Question: Is there anything novel here in how the chip understandes and responds to the system workload?

agk
User Rank
Rookie
re: Update: Nvidia five-core chip ups mobile ante
agk   9/22/2011 11:39:42 AM
NO RATINGS
A novel and innovative approach.Many times the processor needs to run simple applications like in a cell phone searching the names,storing the names,call records viewing,missed calls, setting up the musics and a big list of selections. While doing all these the companion core is more than sufficient. This will save battery power and plus less electromagnetic radiation to the user.

resistion
User Rank
CEO
re: Update: Nvidia five-core chip ups mobile ante
resistion   9/22/2011 6:50:34 AM
NO RATINGS
Sounds good to me. Will it be more likely Nvidia will later complain about yield again?

chipchap42
User Rank
Rookie
re: Update: Nvidia five-core chip ups mobile ante
chipchap42   9/21/2011 10:28:12 PM
NO RATINGS
My impression having read their white paper is that this is probably what is known as a "2.5D chip". You cannot get enough power difference with libraries on leakage power so it looks like the low-power core is done using a 40LP process and the others with a 40G. A passive silicon interposer (like the one announced by Xilinx in its high-end V7 parts) would then connect the die, which would also allow the L2$ to communicate effectively. Well that's my guess anyway.

Page 1 / 3   >   >>
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.