Breaking News
News & Analysis

DesignCon: Avago, TI hit signal milestones

1/30/2012 05:01 AM EST
2 comments
NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
tom984
User Rank
Rookie
re: DesignCon: Avago, TI hit signal milestones
tom984   1/31/2012 6:56:09 PM
NO RATINGS
25G is a incredible speed, and with the right protocol, the Data throughput could be impressive, for applications that can justify the cost/ performance trade off, keeping in-mind silicon foot print costs, Phy Power requirements, latency and deterministic end to end latency which is critical and often over looked. Also how much CPU power and cycles are needed to feed this rate, maintain Stacks for some protocols. I think we will see a quick transition from the today common 10G to 40G then to 100g chip to chip interfaces in the coming 18 months.

GREAT-Terry
User Rank
CEO
re: DesignCon: Avago, TI hit signal milestones
GREAT-Terry   1/30/2012 5:42:35 AM
NO RATINGS
Wow, 25Gbps is a incredible speed! With such technology, we can have better wireless network and thus much improved mobile life.

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll