Breaking News
News & Analysis

Wanted: 3-D IC standards within six months

2/1/2012 03:19 AM EST
13 comments
NO RATINGS
Page 1 / 2 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
<<   <   Page 2 / 2
chipmonk0
User Rank
Author
re: Wanted: 3-D IC standards within six months
chipmonk0   2/1/2012 11:04:00 AM
NO RATINGS
Like every other disruptive technology before it, the development and implementation of 3D stacks using TSVs too will follow the path of least resistance and maximum need / profit margin. Thus the next major application for 3D TSVs would most likely be just memory ( DRAM ) at bandwidths greatly increased by 3D stacking so the memory bottleneck in multi - core processors can be eliminated along with the power wasted due to long interconnect lengths. Servers are waiting for just such memory. I would be very surpised if despite all the hoopla & urgency expressed in this report memory / CPU modules using 3D stacks w/ TSVs appear in smartphones anytime soon. Less radical / risky integration schemes can deliver the bandwidth required for real time video. Unless of course fabless market leaders in ARM based processors are scared of getting upstaged by Samsung, which has built 3D memory w/ TSV and can integrate them more easily to their own ARM based processor in their own Fab.

rick merritt
User Rank
Author
re: Wanted: 3-D IC standards within six months
rick merritt   2/1/2012 4:14:26 AM
NO RATINGS
I'm thinking this is the future of system design. Anybody else?

GREATTerry
User Rank
Author
re: Wanted: 3-D IC standards within six months
GREATTerry   2/1/2012 3:52:06 AM
NO RATINGS
With 3D IC design flow being standardized, will the whole industry be revolutionized?

<<   <   Page 2 / 2
Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed