LONDON – Sonics Inc., a licensor of on-chip networking IP, has announced its on-chip networks will support the processor interface (PIF) from Tensilica Inc., a licensor of DSP and application-specific processor cores.
Sonics (Milpitas, Calif.) said it has included support for PIF in its OCP-IP interface to maximize customers' IP integration efficiency and optimize on-chip performance.
Sonics has a number of variants to its on-chip networking including SonicsSX, SonicsLX, SNAP and SonicsGN, which it describes as the industry's first and only gigahertz network-on-chip. All are now compatible with PIF.
Customizable dataplane processors (DPUs) from Tensilica (Santa Clara, Calif.) are used in the audio, video, 4G LTE and other subsystems where time-critical data signal processing occurs.
"By working with Sonics, we can provide our customers with an efficient on-chip network, which is particularly useful for cutting edge multicore chip designs," stated Steve Roddy, vice president of marketing and business development at Tensilica, in a statement issued by Sonics.
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.