Breaking News
News & Analysis

Darkhorse litho technologies stay in NGL race

2/15/2012 08:30 AM EST
15 comments
NO RATINGS
Page 1 / 2 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
<<   <   Page 2 / 2
pixies
User Rank
Author
re: Darkhorse litho technologies stay in NGL race
pixies   2/16/2012 3:31:15 PM
NO RATINGS
One thing EUV is good at is creating jobs, high paying jobs for physicists and engineers, for a long time. :)

pinhead1
User Rank
Author
re: Darkhorse litho technologies stay in NGL race
pinhead1   2/16/2012 2:53:40 PM
NO RATINGS
I think the concern is that with the expense of the fancy litho tools, most fabs would only have 1 or 2 initially. Then when you have all of the critical layers needing to go through the tool multiple times, (active, poly, contact, metals and vias) you end up with wafers just queued behind the litho tool all_the_time - because you don't just have 1 lot at a time running in your fab.

double-o-nothing
User Rank
Author
re: Darkhorse litho technologies stay in NGL race
double-o-nothing   2/16/2012 3:44:26 AM
NO RATINGS
Even with DRAM, ~50% layers going from double to triple patterning shouldn't be too bad. Already much better than same 50% already forced to go double patterning.

EnricoHTC
User Rank
Author
re: Darkhorse litho technologies stay in NGL race
EnricoHTC   2/15/2012 1:59:31 PM
NO RATINGS
A healthy mix of technologies will be required. Who will make the masks for Imprint technology or inspect and repair them 1x!! Who will pattern the base structures for directed self assembly, repetitive patterns only?? It might work for memory cells, others? Rapid prototyping and critical layers of the 1xnm and 2xnm nodes, E-Beam dirct write will be the solution.....no masks, easy to change, or simulate process changes, adapt depending on the flow changes across the wafer.. A lot of challenges ahead....smart device integration might be a better way to improve the performance of devices, not just scaling!! Enrico

resistion
User Rank
Author
re: Darkhorse litho technologies stay in NGL race
resistion   2/15/2012 9:13:40 AM
NO RATINGS
If only a small fraction of the chip layers get multiple patterning or double patterning, and most design rules on the SOC are very loose, the extra costs will be diluted. So the "worst case" scenario shouldn't be so bad.

<<   <   Page 2 / 2
Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed