Breaking News
News & Analysis

AMD first to count on Cyclos low-power clock IP

2/21/2012 12:32 PM EST
11 comments
NO RATINGS
More Related Links
View Comments: Oldest First | Newest First | Threaded View
<<   <   Page 2 / 2
EDAperson
User Rank
Rookie
re: AMD first to count on Cyclos low-power clock IP
EDAperson   3/3/2012 9:03:56 PM
NO RATINGS
No tools are required for extracting inductance. The Cyclos IP that is provided has been characterized in your process and simulation/verification models are provided. Users don't have to extract inductance so no tools are required. And yes, designing a resonant clock mesh is very SPICE simulation intensive. Fortunately many EDA vendors have produced new SPICE simulators that have much greater capacity and throughput - so it is possible to simulate/verify a resonant clock mesh in a reasonable/timely manner.

<<   <   Page 2 / 2
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.