Breaking News
News & Analysis

Tabula’s next-gen FPGAs to use Intel’s 22nm process featuring 3-D tri-gate transistors

2/21/2012 04:52 PM EST
1 Comment
NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
PJames
User Rank
Rookie
re: Tabula’s next-gen FPGAs to use Intel’s 22nm process featuring 3-D tri-gate transistors
PJames   2/21/2012 8:33:32 PM
NO RATINGS
The one thing I've noticed missing from any discussion of the Tabula technology is the power efficiency. Based on the lack of discussion, the fact that the "3D" technique they are using means higher clock speeds and the fact that there seems to be a focus on high end networking applications... I'm guessing the power efficiency is less than traditional FPGAs? Though perhaps the reduced interconnect length combined with Intel's FINFETs would tip the scale in the other direction? Perhaps something for EE Times to ask when next covering Tabula.

August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.