Breaking News
News & Analysis

Analysts start Intel Ivy Bridge CPU teardown

4/11/2012 11:26 PM EDT
5 comments
NO RATINGS
More Related Links
View Comments: Threaded | Newest First | Oldest First
US Made
User Rank
Rookie
re: Analysts start Intel Ivy Bridge CPU teardown
US Made   4/12/2012 12:16:42 AM
NO RATINGS
Can you pls. comment on if these are 3 terminal or 4 terminal FinFets

KarlFredrik
User Rank
Rookie
re: Analysts start Intel Ivy Bridge CPU teardown
KarlFredrik   4/12/2012 12:50:45 PM
NO RATINGS
As far as I know, Intel is still using ordinary wafers, which implies a 4-terminal device. FD-SOI is 3-terminal and I guess that's coming sooner or later (SOITEC ftw!).

resistion
User Rank
CEO
re: Analysts start Intel Ivy Bridge CPU teardown
resistion   4/13/2012 12:40:48 AM
NO RATINGS
If you look at the gates and diffusion contacts together, it really does look like a 20-22 nm half-pitch that is double-patterned.

elctrnx_lyf
User Rank
Manager
re: Analysts start Intel Ivy Bridge CPU teardown
elctrnx_lyf   4/16/2012 8:23:57 AM
NO RATINGS
Why does UBM wants to do this tear down of the chip? Will this information be useful for any other manufacturers. Anyways I would like to read the complete report if I get a chance.

Kinnar
User Rank
CEO
re: Analysts start Intel Ivy Bridge CPU teardown
Kinnar   4/16/2012 11:34:36 AM
NO RATINGS
Intel has gone a way beyond the other are trying, that too with a new 3D connections technique, this will let then achieve the power saving standards compared to their immediate rivals. UBM's initiative lets the world know about what actually is happening inside the chips.

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll