Embedded Systems Conference
Breaking News
News & Analysis

Research consortium claims solution for multi-core scaling

4/16/2012 06:39 PM EDT
2 comments
NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
teddy_zhai
User Rank
Author
re: Research consortium claims solution for multi-core scaling
teddy_zhai   4/24/2012 8:28:11 PM
NO RATINGS
Personal option: the issues of having cache dose not only result in storage overhead, but also introduce unpredictability e.g. in terms of performance. This is particularly true for the systems with real-time requirements. As programmers do not have to take care of data movement, maybe, another option to make progress on compiler development to manage data movement on scratchpad memory.

R_Colin_Johnson
User Rank
Author
re: Research consortium claims solution for multi-core scaling
R_Colin_Johnson   4/16/2012 9:36:38 PM
NO RATINGS
There are many engineering obstacles when scaling to advanced processor nodes that must be surmounted, and every one counts. This one had had many designers worrying direct-write shared memroy caches would have to be replaced with scratchpad or message passing schemes. Luckily, SRC has shed some light on this issue, hopefully keeping designers from fixing a architectureal feature that is not going to break all the way out to 512 cores per processor chip.

Most Recent Comments
Rajesh Chandra
 
Stephen_M
 
sranje
 
Alan Patterson
 
Bert22306
 
Stargzer
 
mhrackin
 
mhrackin
 
Stargzer
Flash Poll
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Top Comments of the Week