Breaking News
News & Analysis

Free online training: Optimal MCU solutions for safety-critical apps

6/11/2012 05:11 PM EDT
2 comments
NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
Sanjib.A
User Rank
CEO
re: Free online training: Optimal MCU solutions for safety-critical apps
Sanjib.A   6/21/2012 3:06:06 AM
NO RATINGS
I watched through the webinar today, but could not attend it live as it was late night here in India. I was a good one. It introduced TI's Hercules series of MCUs with 2 ARM core in lock-step, built in ECC for memory, BIST for memory, Digital windowed watchdog, in-built voltage monitoring, dual redundant ADC cores etc., which are some of the essential requirements for achieving safety. The question that I have is, how does this help for a system designer, who uses this MCU to design his/her system? Reduces firmware development efforts? By how much?

Sanjib.A
User Rank
CEO
re: Free online training: Optimal MCU solutions for safety-critical apps
Sanjib.A   6/12/2012 3:59:21 PM
NO RATINGS
Thanks for providing the information. Registered for the webinar just now.

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll