LONDON – Silicon wafer supplier MEMC Electronics Materials Inc. (St. Peters, Missouri) has announced the introduction of FOX-Si, a form of silicon-on-insulator (SOI) wafer designed to facilitate the creation of FinFETs with oxide dielectric isolation.
FinFETs, where transistors are contained in "fins" of silicon etched out of the wafer surface, have been introduced into commercial manufacturing by Intel Corp. at is 22-nm manufacturing node. Foundry chip makers had not been expected to introduce FinFETs until the 14-nm node. However, United Microelectronics Corp. (Hsinchu, Taiwan) has recently announced the licensing deal with IBM that includes FinFETs within a 20-nm process.
However, manufacturing conventional FinFETs on bulk silicon is difficult in high volume, particularly for system-on-chip devices, according to MEMC. Problems controlling fin dimensions can potentially compromise scalability.
An appropriate form of silicon-on-insulator (SOI) wafer, allows the production of controlled fin height and thereby deliver consistent channel width, the MEMC claimed.
MEMC said its FOX-Si wafers are priced "competitively" but did not disclose the price. MEMC allows customers to customize wafers and choose the depth of silicon above the oxide to "dial-in" in the fin height they want.
"Producing high-performance chips that don't require a lot of power continues to be the main challenge in creating multi-function mobile devices," said Gary Patton, vice president of semiconductor R&D at IBM, in a statement issued by MEMC. "Silicon-on-insulator substrates, such as those developed by MEMC, are fast becoming the preferred manufacturing solution for devices of the future as electronics makers seek out new types of custom silicon to meet the high requirements set by users to offer significant improvement in performance at low power."
"FinFETs built on MEMC FOX-Si wafers result in lower cost and better manufacturability, which will provide the industry with an important advantage," said Horacio Mendez, executive director of the SOI Industry Consortium, in the same statement.
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.