SAN FRANCISCO—Intel Corp. agreed to acquire a 15 percent stake in leading lithography tool vendor ASML Holding NV as part of a $4.1 billion deal to accelerate the development of extreme ultraviolet (EUV) lithography and technology needed for the looming transition to 450-mm wafers, Intel said Monday (July 9).
The $4.1 billion includes about $2.1 billion in equity investment in ASML, good for 10 percent of ASML's shares, Intel said. The company said it also committed to buy another 5 percent of ASML's shares for about $1 billion in the relatively near future.
Intel also committed to provide more than $1 billion to ASML's R&D programs for EUV and 450-mm. The chip giant said the investment would accelerate the deployment of these technologies by as much as two years. As part of the deal, Intel also committed to advanced purchase orders for 450-mm and EUV development and production tools from ASML, the company said.
The first phase of the agreement calls for Intel to invest about $680 million to help ASML develop 450-mm lithography tools. The second phase of the deal, which requires ASML shareholder approval, includes about $340 million in R&D funding for ASML's EUV lithography development and the $1 billion equity purchase of the additional 5 percent of ASML's outstanding shares, Intel said.
EUV lithography—long seen as the inevitable successor to optical immersion lithography, the current state of the art—was to have been put in production prior to now, but has been delayed several times by development hiccups. ASML has six pre-production EUV development tools currently in the field, but these tools lack the throughput required for economical chip production in high volume. ASML has said it is working with suppliers to develop better power sources and that it expects to make EUV production tools available in 2013 or 2014.
Intel wants to deploy EUV lithography at the 10-nm node in the second half of 2015. But the company has also said it would be prepared to extend optical immersion lithography to that node in the event that EUV is not ready. Many chip industry observers believe the technology will not be commercially viable by that time. Because Intel designs chips about two years ahead of production, the company must make a decision relatively soon on the type of lithography it plans to use at the 10-nm node.
Intel as well as other leading edge chip makers like Taiwan Semiconductor Manufacturing Co. Ltd. (TSMC) and Samsung Electronics Co. Ltd. want to transition to 450-mm wafers from 300-mm wafers to increase die and profitability per wafer. Though several development programs are underway, it is uncertain when all of the necessary tools would be ready to support 450-mm wafers. Bob Johnson, research vice president for semiconductor manufacturing at Gartner Inc., said Monday that it was unlikely that 450-mm will see widespread deployment before 2019 or 2020.
"The transition from one wafer size to the next has historically delivered a 30 to 40 percent reduction in die cost and we expect the shift from today’s standard 300-mm wafers to larger 450-mm wafers to offer similar benefits," said Brian Krzanich, Intel senior vice president and chief operating officer, in a statement. "The faster we do this, the sooner we can gain the benefit of productivity improvements, which creates tremendous value for customers and shareholders."
Asked about the deal during a presentation at the Semicon West fab tool tradeshow here Monday, Mark Bohr, an Intel Senior Fellow who is in charge of the company's process technology development, declined to discuss specifics. But Bohr said that 450-mm wafers and EUV are two very important technologies that Intel needs to continue scaling and keep on pace with Moore's Law.
ASML said it is willing to sell up to 25 percent of the company to Intel and other chip vendors that wish to participate in its EUV and 450-mm development programs. With Intel taking 15 percent of ASML, the company is still willing to sell another 10 percent of the company to participants. A spokesman for ASML said the company is currently in discussions with other customers and expects others to participate in the R&D and equity program.
Regardless of the outcome of ASML’s discussions with other customers, Intel's ownership stake in ASML will not exceed 15 percent of ASML's shares and will be subject to lock-up and voting restrictions, according to Intel's statement.
Intel said it would fund its R&D and equity investments in ASML from cash on hand at its offshore subsidiaries.
But will that be enough?
I must say I was quite surprised by this news. It's interesting to me that the first phase of the project involves 450-mm, while the second is EUV. EUV is already running late, why not start with that? Gartner analyst Bob Johnson just said widespread deployment of 450-mm is unlikely to occur before 2019 or 2020.
Dylan.... I disagree with Gartner. 450mm is a solved problem technically. it just needs money and Equipment Vendor buy-in. That will not take til 2019 or 2020. On the other hand EUV is still a technical challenge. Intel has mastered double patterning. If push comes to shove they will go to quadruple patterning and get to 10nm and beyond. However that is expensive and hence they are pushing very hard for 450mm to take advantage of the cost curve primarily.
EUV is still a long term challenge and my guess is it will not be ready till atleast 7nm node.
Any of the insiders care to comment??
I think intel is seeing same problem as foundry. Double patterning and even triple patterning is possible/doable. However, wafer cost increases and cost per transistor does not decrease (so slow down or stopping of Moores law !). Foundry seeing this at 20nm and severe at 14nm. Intel being behind for back end metal wiring design rules now sees this at 14/10nm.
So intel needs to write a $4B check. On top of increasing R/D cost.
This is what slow down in Moore's law looks like. The economic advantage of keeping making things smaller diminishes. ...advanced node delivers less but cost more to develop.
I hear it's because ASML did not want to do both EUV and 450mm. Too costly. Not clear what the next level of detail is.
(1)does this mean ASML is now going to develop 193i 450mm steppers.
(2) stop development of 300mm EUV steppers that were sold for more than 100€.
(3) then deveop 450mm EUV
Wasn't ASML dragging its feet on starting 450-mm development? A lot of people I think expected that tool makers would make Intel and other chip makers foot part of the bill for 450-mm development after they all got burned at 300-mm.
Intel plans to move double patterning at 14nm into production in 2013 and also expects to initiate an EUV pilot line (initially using Intel 3100 tool) at the same time. At 10nm, Intel likely will use complimentary patterning (i.e. mix and match of EUV and QP/ArF immersion techniques). With Intel moving to high-volume 14nm production in 2013 and critical layers using ArF Dry and immersion tools set to double from 23 to 46, Barclays anticipates a meaningful step up in wafer-fab equipment (WFE) spend from Intel in 2013, particularly for litho – look for order pickup late 2012.
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.