Breaking News
News & Analysis

UMC set to beat TSMC to FinFET process

7/27/2012 11:59 AM EDT
13 comments
NO RATINGS
More Related Links
View Comments: Threaded | Newest First | Oldest First
rick merritt
User Rank
Author
re: UMC set to beat TSMC to FinFET process
rick merritt   7/28/2012 3:40:11 AM
NO RATINGS
Go UMC! I was impressed with management when I visited earlier this year. They are smart, open and engaged. But given history, a process deal with IBM is no slam dunk. Silk anyone?

HS_SemiPro
User Rank
CEO
re: UMC set to beat TSMC to FinFET process
HS_SemiPro   7/28/2012 4:34:13 AM
NO RATINGS
Tech cannot be fully developed yet, as IBM or its JDA partners aren't introducing it at 20nm. So more development would definitely be needed. However IBM JDA partners have been co-developing tech for many generations including ST, GF, & Samsung, so I am not too worried for IBM technology

chipmonk0
User Rank
CEO
re: UMC set to beat TSMC to FinFET process
chipmonk0   7/30/2012 10:47:14 PM
NO RATINGS
not to mention IBM's pushing HKMG first -a one node wonder that blew up when scaled down to 28 nm

resistion
User Rank
CEO
re: UMC set to beat TSMC to FinFET process
resistion   7/29/2012 9:04:39 PM
NO RATINGS
I don't see why TSMC can't offer a FinFET option at 20 nm.

FoundryMKT
User Rank
Rookie
re: UMC set to beat TSMC to FinFET process
FoundryMKT   7/30/2012 12:13:56 AM
NO RATINGS
No, I don't think so. You need more study on the progress of IBM's FinFET technologies.

resistion
User Rank
CEO
re: UMC set to beat TSMC to FinFET process
resistion   7/30/2012 12:34:04 AM
NO RATINGS
There is one report of TSMC preparing 20 nm FinFET for ARM. http://www.electronicsweekly.com/blogs/david-manners-semiconductor-blog/2012/07/arm-tsmc-leading-intel-in-soc.html

Peter Clarke
User Rank
Blogger
re: UMC set to beat TSMC to FinFET process
Peter Clarke   7/30/2012 2:08:54 PM
NO RATINGS
TSMC refers to their first FinFET process as 16-nm.......but ASML and UMC have both said that regardless of that these initial foundry FinFET processes are called they will be the application of FinFET front-end processing to the same back-end interconnect used at 20-nm

Chipguy1
User Rank
CEO
re: UMC set to beat TSMC to FinFET process
Chipguy1   7/31/2012 2:23:27 AM
NO RATINGS
Peter, Yes. All data seems to suggest foundry 16nm node is finfet with 20nm design rules

BJ-5
User Rank
Rookie
re: UMC set to beat TSMC to FinFET process
BJ-5   7/30/2012 2:37:52 AM
NO RATINGS
Not a credible story. TSMC has 2 year lead at 28mm

resistion
User Rank
CEO
re: UMC set to beat TSMC to FinFET process
resistion   7/31/2012 5:16:36 AM
NO RATINGS
Lithographically, foundry's 28 nm should be close to Intel's 22 nm at about 45 nm half-pitch. But the fin process adds extra cost without helping transistor density. I'd be curious if foundry 28 nm transistors perform so poorly against Intel's 22 nm FinFET.

BJ-5
User Rank
Rookie
re: UMC set to beat TSMC to FinFET process
BJ-5   7/31/2012 2:30:31 PM
NO RATINGS
Resistion, Spot on. Intel's metal system is only on par with foundry 28nm and that largely set SOC die size. Bottom line intel 22nm will not be cost competitive for mobile SOC. This along with intel 22nm (at present time) not supporting adequate SOC device types and the technology having a lot of variation issues (from the sloped fins causing gate oxide and WF variation) is what the industry assessment is at this time.

michigan0
User Rank
Manager
re: UMC set to beat TSMC to FinFET process
michigan0   8/4/2012 6:45:13 PM
NO RATINGS
Recently professor Asenov of GSS pointed out the disadvantages of the bulk based Intel’s 22-nm FinFET and superiorities of FinFETS on SOI, citing 50% less leakage current, smaller variability, and not extendable to 14-nm without SIO substrate….etc. However, the FINFETon SOI may be not even manufacturable as I commented in “FinFETs-on-SOI can double battery Life, says GSS”, 7/27/2012, EE Times News. The two problems intrinsic to FinFETs on SOI are floating body effect and self-heating that need to be overcomed. UMC licensed IBM technology for 20-nm FinFETs, but the process UMC has licensed is for FinFETs on bulk silicon rather than on SOI wafers. This is rather surprising since IBM has always promoted FinFETs on SOI. TSMC has been developing bulk 20-nm FinFETs for several years, and published its transistor transfer characteristics at 2010 IEDM. I doubt that UMC can beat TSMC on bulk based FinFET technology development race. Tsmc is at least three years ahead of UMC in 20-nm bulk technology. S. kim

Adele.Hars
User Rank
Rookie
re: UMC set to beat TSMC to FinFET process
Adele.Hars   8/7/2012 10:17:26 PM
NO RATINGS
@michigan -- not sure why there's this misunderstanding -- all the current literature that I've seen indicates that there is *no* floating body (FB) / history etc. effects in FinFETs on SOI. FinFETs -- whether on bulk or SOI -- are a fully depleted technology. FB/history effect is strictly a PD (partially depleted)-SOI phenomenon. IBM, btw, is sticking with PD-SOI for their high-perf big iron until they make the switch to FinFETs on SOI at 14nm. The SOI Consortium contends that in fact FinFETs on SOI are easier to manufacture -- cutting up to a year off the mfg learning curve, and that that plus fewer process steps ultimately makes the SOI version cheaper. SHE (self-heating effect) is a challenge for FinFETs in both SOI and bulk. FinFETs are part of the MuGFET family of vertical structures, which has been studied since Hitachi first proposed them (on SOI!) in 1989. As such, the industry's been working on vertical structures like FinFETs for over two decades. The research and development has very deep roots....

Flash Poll
Radio
LATEST ARCHIVED BROADCAST
EE Times editor Junko Yoshida grills two executives --Rick Walker, senior product marketing manager for IoT and home automation for CSR, and Jim Reich, CTO and co-founder at Palatehome.
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed