LONDON – Leading foundry chip maker Taiwan Semiconductor Manufacturing Co. Ltd. (Hsinchu, Taiwan) has joined a multibeam mask writer development consortium hosted by IMS Nanofabrication AG (Vienna, Austria). TSMC joins founder members Dai Nippon Printing Co. Ltd. (DNP), Intel, and Photronics Inc.
The purpose of the collaborative program is to develop a multibeam electron-beam mask writer for use in advanced mask lithography applications below 10-nm while achieving high throughput.
The program is nearing the completion of a proof-of-concept phase and the upcoming phase of the collaboration will focus on the design and construction of an alpha and beta version of the multi-beam mask writer, IMS said.
"We are very encouraged by this partnership's goal of producing a mask writer with both accuracy and high productivity around 2015 for nodes beyond 10 nanometers. This project shows great potential for producing that breakthrough," said C.S. Yoo, head of e-beam operations at TSMC, in a statement issued by IMS.
No indication was given with regard to any financial commitment by TSMC or by the founding members.
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.