Breaking News
News & Analysis

ARM TechCon explores road to 14-nm ICs

9/17/2012 02:40 PM EDT
10 comments
NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
resistion
User Rank
CEO
re: ARM TechCon explores road to 14-nm ICs
resistion   11/25/2012 6:48:27 PM
NO RATINGS
Surprised they talked about triple patterning; EUV's window practically gone now.

resistion
User Rank
CEO
re: ARM TechCon explores road to 14-nm ICs
resistion   10/4/2012 2:48:50 PM
NO RATINGS
If I read tsmc correctly, they'll have a 16 nm half-node in 2014 (no NGL), then go direct to 10 nm node some time later. 14 nm is skipped.

resistion
User Rank
CEO
re: ARM TechCon explores road to 14-nm ICs
resistion   10/1/2012 12:53:37 AM
NO RATINGS
I think 20 nm won't be popular for a while. It is also quite possible some will go direct from 28 nm to 14 nm, after a few years. If the patterning technology is quite expensive, you'd need to make up with higher density sooner.

Peter Clarke
User Rank
Blogger
re: ARM TechCon explores road to 14-nm ICs
Peter Clarke   9/19/2012 2:37:54 PM
NO RATINGS
@chipguy1 Ah but if we prevented development of 16-nm/14-nm and 10-nm nodes until all the 28-nm to 20-nm transition problems were solved, the industry would be severely delayed in ever getting to 16/14-nm. Working on multiple challenges and production nodes has been with us for a long time and one of the ways in which Moore's predictive law has been fulfilled....to date.

rfab
User Rank
Rookie
re: ARM TechCon explores road to 14-nm ICs
rfab   9/19/2012 1:01:13 AM
NO RATINGS
Really?You he was?You should be so-called news report of an article full of mistakes

chipguy 1
User Rank
Rookie
re: ARM TechCon explores road to 14-nm ICs
chipguy 1   9/17/2012 7:12:51 PM
NO RATINGS
comment 1, "FinFETs in bulk silicon are more trouble than they are worth", Horacio Mendez, ...that does look to be the case for the "16nm node" which is "20nm design rule finfet on bulk silicon". I can't see doing a SOC in FinFET unless a planar device is also offered for all my analog/mixed signal circuits and low leakage always on circuits. comment 2, How about we not talk as an industry about 10nm or 14nm until we admit at even today at 20nm will still don't have a viable 20nm strategy. Today's 20nm due to the double patterning just does not offer much if any improvement over 28nm. Even over the next 5 years it does not appear cost per transistor will be lower in 20nm vs 28nm.

song-chou-1
User Rank
Rookie
re: ARM TechCon explores road to 14-nm ICs
song-chou-1   9/17/2012 4:21:19 PM
NO RATINGS
I do hear foundry has found many issues with Intel's 22nm bulk Fin design point for SOCs. Top issues is supporting range of threshold voltages required for SOCs. Intel's approach which dopes the fins causes too much leakage variation and matching issues for circuit operation less than 0.9-1V supply voltage. This is all consistent with Intel's own 22nm SOC now delayed until end of 2013. Rumor is Intel might be going to SOI for 22nm SOC technology version to fix this issue. Would allow intel to implement a real undoped body FinFET.

Most Recent Comments
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.