Breaking News
News & Analysis

ASML and Cymer to tackle EUV together

10/17/2012 01:49 PM EDT
4 comments
NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
resistion
User Rank
Author
re: ASML and Cymer to tackle EUV together
resistion   2/2/2013 12:20:58 PM
NO RATINGS
First 11 NXE3300 for R&D? Then what was NXE3100 all about? Heard from tsmc those were pretty ridiculous to move in as well.

double-o-nothing
User Rank
Author
re: ASML and Cymer to tackle EUV together
double-o-nothing   10/18/2012 3:33:58 PM
NO RATINGS
Gigaphoton is also a DUV laser supplier, so it is possibly doubly screwed by ASML this way. it is too tempting to put Cymer lasers in all its tools. I don't know if any customer would insist on Gigaphoton. But this is still a desperation move by ASML related to EUV. However, it does offer some strategic supply chain benefits for its current DUV market. Still, the cost of 2.5-2.6 billion USD is significant.

chipmonk0
User Rank
Author
re: ASML and Cymer to tackle EUV together
chipmonk0   10/18/2012 2:02:12 PM
NO RATINGS
??

resistion
User Rank
Author
re: ASML and Cymer to tackle EUV together
resistion   10/18/2012 11:29:56 AM
NO RATINGS
The alternative suppliers Ushio and Gigaphoton are probably a little disheartened, since ASML can't buy from them anymore, as it would make their Cymer investment look pretty stupid.

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed