Breaking News
News & Analysis

Startup CogniMem demos new road to computing

11/13/2012 02:00 PM EST
7 comments
NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
AnneM_#1
User Rank
Rookie
re: Startup CogniMem demos new road to computing
AnneM_#1   11/15/2012 9:55:15 PM
NO RATINGS
Actually, the innovation is that the N CM1K chips residing on a stack (4 per stackable board) make a bank of N*4096 cognitive memories responding in parallel to an input pattern (like a massive lookup with parallel access). The RBF and KNN classifiers are inherent to the bank of CM1Ks.The FPGA is used to configure the CM1Ks into a single or multiple banks, handle comm with hosts,etc. With regards to your question, CogniMem web site has an RBF Tutorial for download as well as a ref guide.

anon5532556
User Rank
Rookie
re: Startup CogniMem demos new road to computing
anon5532556   11/14/2012 6:31:25 PM
NO RATINGS
It does indeed. Transputers had limitations but not nearly that of old school stuff. Like a lot of things they did incredible stuff with the right people driving them, but were anathema to most people. It was sad to watch them kicked to the side by the main streamers.

PanPilot
User Rank
Rookie
re: Startup CogniMem demos new road to computing
PanPilot   11/14/2012 4:41:32 PM
NO RATINGS
In some ways, this sounds like a modern take on the 'Transputer' devices of the 80's. Huge claims were made at the time, I recall; the Transputer was going to revolutionise everything...

alainsan
User Rank
Rookie
re: Startup CogniMem demos new road to computing
alainsan   11/13/2012 10:54:48 PM
NO RATINGS
it seems that the innovation would be in the algorithm. The hardware looks very similar to other fpga clusters like sciengines, or dini group or comblock modules. Can anyone point to a good tutorial paper on "non-linear classifiers Radial Basis Functions and K-Nearest Neighbor" or patent maybe?

ZISC1
User Rank
Rookie
re: Startup CogniMem demos new road to computing
ZISC1   11/13/2012 4:38:47 PM
NO RATINGS
Each neuron is a 256 bytes SRAM. MRAM access time (R/W) is 35 ns... The CBX MRAM is use mostly to keep the "knowledge" aka Cognigram during powerdown conditions.

ttt3
User Rank
Rookie
re: Startup CogniMem demos new road to computing
ttt3   11/13/2012 4:35:40 PM
NO RATINGS
Sounds like they need non-volatile SRAM, which MRAM (and FRAM) emulates nicely. Per Everspin's website: "Parallel MRAMs (8-bit and 16-bit) have SRAM read and write cycle times and asynchronous timing interfaces that use standard SRAM access timing."

resistion
User Rank
CEO
re: Startup CogniMem demos new road to computing
resistion   11/13/2012 3:33:45 PM
NO RATINGS
If they wanted response speed, why not SRAM instead of MRAM.

Most Recent Comments
rick merritt
 
rick merritt
 
betajet
 
rick merritt
 
BrainiacVI
 
David Ashton
 
FirmwareEngineer
 
Bert22306
 
David Ashton
Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll