Breaking News
News & Analysis

Ireland still set for FinFETs, says Intel exec

12/14/2012 12:20 PM EST
8 comments
NO RATINGS
1 saves
More Related Links
View Comments: Threaded | Newest First | Oldest First
resistion
User Rank
Author
re: Ireland still set for FinFETs, says Intel exec
resistion   12/14/2012 2:14:47 PM
NO RATINGS
The workers are breathing a sigh of relief, probably.

Peter Clarke
User Rank
Author
re: Ireland still set for FinFETs, says Intel exec
Peter Clarke   12/14/2012 2:41:53 PM
NO RATINGS
@resistion Not sure about that. The workers there know that work is pressing on to finish the re-commissioning of Fab 14, which will probably just be labeled as part of Fab 24. But what they don't know so well is how an incoming CEO at Intel will regard Intel Ireland. One way that what Eamonn Sinnott said makes sense is if there is NO timetable for when Leixlip starts running the 14-nm FinFET process. It is just there to follow on when the two U.S. foundries are maxxed out. In which case, sending a significant part of a work force in training home before the training is complete cannot be related to a delay as without a timetable you cannot have a delay. And even if Intel started to have second thoughts about ramping 14-nm at Leixlip they would not stop the fab shell commissioning work. Having started they more or less have to finish the work even if they choose to delay putting equipment in.

chipmonk0
User Rank
Author
re: Ireland still set for FinFETs, says Intel exec
chipmonk0   12/14/2012 4:20:34 PM
NO RATINGS
There seems to be a shift at Intel from CPUs for PCs to SoCs for Mobiles. 14 nm process may have to be reoptimized for SoCs ( analog, I/O,.. ). This might take some time. Perhaps not much point in keeping 600 Irish stuck in the Desert ( AZ ) during the Holidays while all this goes on.

Peter Clarke
User Rank
Author
re: Ireland still set for FinFETs, says Intel exec
Peter Clarke   12/14/2012 6:18:33 PM
NO RATINGS
@chipmonk You may have put your finger on it. And the issue remains that the longer Leixlip is only running a 65-nm process and does not get P1272 the more chance senior Intel management has to change their mind. That said Intel Ireland has won a number of manufacturing excellence awards within Intel and did management to beat out Intel Israel for the chance to run P1272. So probably Leixlip deserves its "chance to shine."

song-chou-1
User Rank
Author
re: Ireland still set for FinFETs, says Intel exec
song-chou-1   12/16/2012 10:30:45 PM
NO RATINGS
Mr. Peter, Pulling the engineers home and claiming no 14nm slip is like the other Intel manager saying "foundry is dead" while Intel is trying to get into foundry business Many source and data points suggest Intel 14nm is 6 months to 1 year late. No parts will ship in 2013 (original plan on paper)

Peter Clarke
User Rank
Author
re: Ireland still set for FinFETs, says Intel exec
Peter Clarke   12/17/2012 11:38:11 AM
NO RATINGS
@song-chou-1 I can only report what the executives say. You say no Intel 14-nm parts will ship in 2013 but the end of the 2013 is 12 months away. We will have to wait and see. And is it a case of Intel can't make 14-nm chips or is choosing to slow down the process introduction because of market issues it sees around uncertainty for its favored computer form factors?

resistion
User Rank
Author
re: Ireland still set for FinFETs, says Intel exec
resistion   4/18/2013 6:26:44 AM
NO RATINGS
So did the workers complete their 14 nm training?

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed