Breaking News
News & Analysis

Slideshow: Lessons learned, fun had at DesignCon

2/1/2013 01:32 AM EST
6 comments
NO RATINGS
Page 1 / 19 Next >
More Related Links
View Comments: Oldest First | Newest First | Threaded View
krisi
User Rank
CEO
re: Slideshow: Lessons learned, fun had at DesignCon
krisi   2/1/2013 5:05:58 PM
NO RATINGS
"here comes PAM-2 and -4!"...well, these schemes were used several years ago to get up to 1Gb/s so little has really changed in that respect, throughput numbers are "just" getting bigger

Adele.Hars
User Rank
Rookie
re: Slideshow: Lessons learned, fun had at DesignCon
Adele.Hars   2/1/2013 5:48:49 PM
NO RATINGS
Just fyi, silicon photonics is almost entirely an SOI-based area -- even for Intel.

resistion
User Rank
CEO
re: Slideshow: Lessons learned, fun had at DesignCon
resistion   2/2/2013 3:38:20 PM
NO RATINGS
The photonic component, e.g., VCSEL, is also power-consuming. Putting it on silicon really defeats the purpose of the low-power designs for the other electronic components.

yalanand
User Rank
Rookie
re: Slideshow: Lessons learned, fun had at DesignCon
yalanand   2/2/2013 4:51:51 PM
NO RATINGS
Its amazing to know that copper traces can handle 40-50GB/s. I remember in India all telephone lines were using copper cables and it was later replaced with optical cables. I wonder if it was good idea to retain those cables.

krisi
User Rank
CEO
re: Slideshow: Lessons learned, fun had at DesignCon
krisi   2/4/2013 6:17:27 PM
NO RATINGS
what is the power dissipation for VCSELs?

August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.