Breaking News
News & Analysis

Patent office to open in Silicon Valley

3/7/2013 05:40 PM EST
3 comments
NO RATINGS
Page 1 / 3 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
negruvoda
User Rank
Author
re: Patent office to open in Silicon Valley
negruvoda   8/20/2014 2:52:41 AM
A new branch will need all kinds of office supplies to operate properly. At Mail Supply Mart you will find many office supplies, but most important, you can buy Pitney Bowes ink, which is necessary to keep your postage meters and mail machine in perfect working order.

Mr. Chocolate
User Rank
Author
re: Patent office to open in Silicon Valley
Mr. Chocolate   4/12/2013 6:55:31 PM
NO RATINGS
I have lived on or near Stanford U. for about 45 years. How might I help with the Silicon Valley PTO branch? Howard Peters Ph.D. J. D.

DrQuine
User Rank
Author
re: Patent office to open in Silicon Valley
DrQuine   3/13/2013 1:37:40 AM
NO RATINGS
What is the real reason for a western patent office? In this day and age few inventors ever need to visit a patent office. All the patents are online and email / telephone communications allow for rapid back and forth discussions with examiners. Other than the political prestige of a western patent office, will it also enable the patent office to hire a number of examiners who would not be willing relocate to the east coast? Or do examiners already work remotely from their preferred location?

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed