Breaking News
News & Analysis

Nvidia R&D chief sketches road to chip stacks

3/28/2013 05:01 AM EDT
6 comments
NO RATINGS
Page 1 / 3 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
rick merritt
User Rank
Author
re: Nvidia R&D chief sketches road to chip stacks
rick merritt   4/1/2013 3:05:00 AM
NO RATINGS
It will be very interesting to see what impact integrated 22m graphics have on external graphics in PCs. However, Nvidia already is far ahead in the emerging smartphone and tablet markets than Intel is with its Medfield SoCs.

US Made
User Rank
Author
re: Nvidia R&D chief sketches road to chip stacks
US Made   3/29/2013 9:17:06 PM
NO RATINGS
Slightly faster than market...Hum...please look at the stock...do not trust all this articles...Tegra is the last hope...with FINFET integarted grpahics will eat the lunch...on high-end graphics.

rick merritt
User Rank
Author
re: Nvidia R&D chief sketches road to chip stacks
rick merritt   3/29/2013 6:20:58 PM
NO RATINGS
I beg to differ. In the current rankings Nvidia was among the few growing slightly faster than the market, not as fast as GloFo and Qualcomm, but well ahead of the bleeding pack.

help.fulguy
User Rank
Author
re: Nvidia R&D chief sketches road to chip stacks
help.fulguy   3/29/2013 5:59:11 PM
NO RATINGS
This is nothing but an article full of FUD. Nvidia is losing big in technology. When the R&D slows, marketing game is to spread FUD

markhahn0
User Rank
Author
re: Nvidia R&D chief sketches road to chip stacks
markhahn0   3/29/2013 5:47:01 PM
NO RATINGS
I used to respect Dally as an academic, but I think he's drinking way too much koolaid these days. 2.5d is on everyone's roadmap - it's a no-brainer, not to say that it'll be trivial to accomplish. the only thing that's surprising here is that we're not seeing more early-adopter 2.5d products (you know: products that are clearly flawed but intended to provide the vendor with lessons for rapid follow-up products).

US Made
User Rank
Author
re: Nvidia R&D chief sketches road to chip stacks
US Made   3/28/2013 6:14:29 PM
NO RATINGS
Developing an I/O standard in vaccum is not going to help unless internal chip to chip within NVDIA. If there is no standards, then there is no memory to stack. Once it is a standard, many will do it. Not sure how this will benfit..I may be missing somethng.

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed