Breaking News
News & Analysis

Exclusive: TSMC plots microelectronics future

5/13/2013 08:04 PM EDT
9 comments
NO RATINGS
Page 1 / 3 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
docdivakar
User Rank
Manager
re: Exclusive: TSMC plots microelectronics future
docdivakar   5/20/2013 3:14:10 PM
NO RATINGS
Few topic come to mind if there is a follow up to this article with TSMC: -what is TSMC's plan to bring the costs down in 3D IC integration? -why isn't TSMC actively promoting / nurturing ecosystem partners that can perhaps develop cost-effective technologies (such as interposers, cooling technologies, etc) than organic efforts? -is there a product vision / road map for heterogeneous integration? MP Divakar

alex_m1
User Rank
CEO
re: Exclusive: TSMC plots microelectronics future
alex_m1   5/17/2013 12:55:15 AM
NO RATINGS
Since intel use 2.5 integration , which means they can mix and match tech, I wonder why did they used expensive edram instead of cheap commodity dram ?

double-o-nothing
User Rank
Rookie
re: Exclusive: TSMC plots microelectronics future
double-o-nothing   5/15/2013 1:21:56 AM
NO RATINGS
But remember the positive charging.

Chipguy1
User Rank
CEO
re: Exclusive: TSMC plots microelectronics future
Chipguy1   5/14/2013 9:21:28 PM
NO RATINGS
Sure 10nm can be done with ebeam....but at what cost is the right question. Not cost effective for mainstream SOC. moores law roadmap is becomming clearer. 28nm is lowest cost per transistor and where bulk of cost sensitive SOC made

resistion
User Rank
CEO
re: Exclusive: TSMC plots microelectronics future
resistion   5/14/2013 7:35:49 PM
NO RATINGS
Ok thanks. I doubt industry likes sole sourcing a new technology, though.

the_floating_ gate
User Rank
Rookie
re: Exclusive: TSMC plots microelectronics future
the_floating_ gate   5/14/2013 6:22:04 PM
NO RATINGS
Chipmonk - you posted this back in November and you were right on the money. 3D is too costly for low priced SoCs "Haswell is going to be a 2.5 d module with the Level 4 cache chip next to the processor, the chips connected by fine-pitch high-density thin film interconnects on the Si substrate of the module. Will have lots of interconnects, enabling lots of parallelism in memory accesss by multi - core in CPU / SoC. BTW won't be able to stack chips ( true 3D ) because need to take heat out of the 10 watt CPU."

chipmonk0
User Rank
CEO
re: Exclusive: TSMC plots microelectronics future
chipmonk0   5/14/2013 5:23:14 PM
NO RATINGS
TSMC is right in finally accepting that there is a long way to go in terms of design methodology yield improvement etc. before they can hope to use 3D die stacking for jelly - bean like Smart Phones. Since they seem to be putting a lot of their competitive eggs ( vis a vis Intel ? ) into the basket of stacking dissimilar dice by 3D, wish the EE Times reporter had quizzed them on specifics and not let them get away with "motherhood" type statements. Oh well !

R_Colin_Johnson
User Rank
Blogger
re: Exclusive: TSMC plots microelectronics future
R_Colin_Johnson   5/14/2013 2:00:33 AM
NO RATINGS
No, TSMC is still evaluating ASML and KLA Tencor as well.

resistion
User Rank
CEO
re: Exclusive: TSMC plots microelectronics future
resistion   5/13/2013 11:16:41 PM
NO RATINGS
So tsmc locked with Mapper or still evaluating REBL and others?

Flash Poll
Radio
LATEST ARCHIVED BROADCAST
EE Times editor Junko Yoshida grills two executives --Rick Walker, senior product marketing manager for IoT and home automation for CSR, and Jim Reich, CTO and co-founder at Palatehome.
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed