Breaking News
News & Analysis

Altera tips plans for 20, 14nm FPGAs in 2014

6/10/2013 12:00 PM EDT
13 comments
NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
<<   <   Page 2 / 2
Max The Magnificent
User Rank
Blogger
re: Altera tips plans for 20, 14nm FPGAs in 2014
Max The Magnificent   6/10/2013 4:49:24 PM
NO RATINGS
They're also talking about putting stuff like memory on separate die in the 3D stack/package

chipmonk0
User Rank
CEO
re: Altera tips plans for 20, 14nm FPGAs in 2014
chipmonk0   6/10/2013 3:40:13 PM
NO RATINGS
Would 3-D stacking of chips be really necessary for Altera at 14 nm from Intel - unless they decide to put SERDES on separate chips ? In that case who would stick / stack them together ? Intel / OSATs ?

rick merritt
User Rank
Author
re: Altera tips plans for 20, 14nm FPGAs in 2014
rick merritt   6/10/2013 3:11:28 PM
NO RATINGS
My question to the EE community is whether the bump Altera will get with Intel 14nm for Stratix 10 is enough to compel you to switch to its high-end FPGAs?

<<   <   Page 2 / 2
Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll