Breaking News
News & Analysis

IMEC helps scale NAND flash below 20-nm

6/21/2013 03:16 PM EDT
5 comments
NO RATINGS
More Related Links
View Comments: Threaded | Newest First | Oldest First
resistion
User Rank
CEO
re: IMEC helps scale NAND flash below 20-nm
resistion   6/21/2013 10:34:22 PM
NO RATINGS
A 25 nm thick dielectric is attractive electrically but not obviously below 20 nm.

NAND rules
User Rank
Rookie
re: IMEC helps scale NAND flash below 20-nm
NAND rules   6/23/2013 8:55:29 AM
NO RATINGS
easy to scale below 2x node. doing 3 bits / cell at reliability spec is different. most of our development is now focused on 3D NAND vs scaling below 2x node.

resistion
User Rank
CEO
re: IMEC helps scale NAND flash below 20-nm
resistion   6/23/2013 11:46:47 AM
NO RATINGS
I was a bit surprised no one announced sub-19 this year.

FraAmelia
User Rank
Rookie
re: IMEC helps scale NAND flash below 20-nm
FraAmelia   6/24/2013 8:51:49 AM
NO RATINGS
I agree with NAND Rule. @20nm and below (I mean in BL and WL direction) It does not make any sense to speak about absolute reliability standard for the NAND (10 years, 3k or 50k or 100k cycles and at which T?). It depends on the use cases and the bib NAND users (A,SS) know it well...

resistion
User Rank
CEO
re: IMEC helps scale NAND flash below 20-nm
resistion   6/24/2013 10:13:33 AM
NO RATINGS
I'd be interested either way the appearance of sub-19 or 3d nand.

Flash Poll
Radio
LATEST ARCHIVED BROADCAST
EE Times editor Junko Yoshida grills two executives --Rick Walker, senior product marketing manager for IoT and home automation for CSR, and Jim Reich, CTO and co-founder at Palatehome.
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Top Comments of the Week