MANHASSET, NY -- Imperas and Renesas Electronics are cooperating on the verification of the Open Virtual Platforms Fast Processor Models of the Renesas V850 cores.
These models are being used with the OVPsim virtual platform simulator, usually for software testing of automotive electronics applications. Users include NIRA Dynamics, a provider of tire pressure sensor systems.
"In the automotive electronics industry we always need to do more testing of our embedded systems software," said Peter Lindskog, head of development for NIRA Dynamics AB, a subsidiary of Audi Electronics Venture GmbH, in a statement. "Finding that the simulation performance of the Imperas/OVP V850 model was 50 times faster than our previous solution opens up new possibilities for us in software testing, and enables us to increase our test coverage and product reliability."
All OVP processor models are instruction accurate, and very fast, focused on enabling embedded software developers, especially those building hardware-dependent software such as firmware and bare metal applications, to have a development environment available early to accelerate the software development cycle.
"Imperas is very excited to be working with Renesas, the leader in automotive MCUs," said Simon Davidmann, president and CEO, Imperas. "Cooperation between processor vendors and independent tool developers is critical to providing optimized flows for embedded software development."
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.