Breaking News
News & Analysis

Analog Devices to launch dual-core Blackfin with a vision accelerator

3/28/2012 06:44 AM EDT
4 comments
NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
Sanjib.A
User Rank
CEO
re: Analog Devices to launch dual-core Blackfin with a vision accelerator
Sanjib.A   3/30/2012 5:30:39 PM
NO RATINGS
Yeah...thanks!

Jeanshack
User Rank
Rookie
re: Analog Devices to launch dual-core Blackfin with a vision accelerator
Jeanshack   3/29/2012 11:09:26 PM
NO RATINGS
Few years back I used to work on BlackFin and I used to remember that it was always pitched against OMAP. Technical marketing guys from TI and ADI used to always have slides with benchmark numbers comparing BlackFin and OMAP.

Sanjib.A
User Rank
CEO
re: Analog Devices to launch dual-core Blackfin with a vision accelerator
Sanjib.A   3/29/2012 5:05:04 PM
NO RATINGS
Looks like ADI's Blackfin is going to compete with TI's 1 GHz OMAP4 dual core processor as the features look similar?

chanj0
User Rank
CEO
re: Analog Devices to launch dual-core Blackfin with a vision accelerator
chanj0   3/28/2012 7:32:39 PM
NO RATINGS
There is no doubt the demand of embedded vision is growing. The more advanced driver assist systems is installed in a car, the safer we will be. I am sure there are tons of researchers developing optimized algorithm to deal with the situations - “forward collision warning/mitigation” and “pedestrian detection functions,” but also “intelligent high beam control,” “traffic sign recognition” and “lane departure warning features". Soon, the google autodriving algorithm will be embedded into the next-generation processor. In real time vision, the data transfer among camera, memory and processor is substantial. Given the resolution 1280 x 960 of 8 bits grey scale, the amount of data is 1.3MB. A 10 frame per second capturing, the data rate is 13MBps, i.e. ~100Mbps. This is just speaking of data transfer from camera to memory or memory to processor. If the vision algorithm includes 3 stages processing, the data transfer between processor and memory will be increased to 3 times, i.e. 300Mbps. I am really interested in learning how to reduce the memory bandwidth requirement. Any more infos or research papers are welcomed. ;)

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll