Breaking News
News & Analysis

Cadence tools out 20nm SoC test chip for STMicro

5/31/2012 03:01 PM EDT
2 comments
NO RATINGS
View Comments: Newest First | Oldest First | Threaded View
yalanand
User Rank
Rookie
re: Cadence tools out 20nm SoC test chip for STMicro
yalanand   6/2/2012 10:05:12 AM
NO RATINGS
@goafrit, I totally agree with you. This will help STM to take lead not only in MEMS market but digital/analog space as well. But am surprised Cadence chose STM as its first partner to tape out tape out 20-nm SoC. What about Intel, isn't it using cadence tools ?

goafrit
User Rank
Manager
re: Cadence tools out 20nm SoC test chip for STMicro
goafrit   6/1/2012 6:03:03 PM
NO RATINGS
For ST Microelectronics competitors in the MEMS market, they will fall way behind with this development. ST could go for better margin with this miniaturization.

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll