Breaking News
News & Analysis

TSMC starts FinFETs in 2013, tries EUV at 10 nm

4/11/2013 12:18 PM EDT
22 comments
NO RATINGS
Page 1 / 6 Next >
More Related Links
View Comments: Oldest First | Newest First | Threaded View
<<   <   Page 2 / 3   >   >>
Diogenes53
User Rank
Rookie
re: TSMC starts FinFETs in 2013, tries EUV at 10 nm
Diogenes53   4/14/2013 11:48:25 PM
NO RATINGS
Let's see: EUV in 2015 at 10nm or ebeam direct write? Balanced budget or universal health care in 2015? Jacksonville Jaguars or Kansas City Chiefs in the 2015 Super Bowl?

Dolphin7835
User Rank
Rookie
re: TSMC starts FinFETs in 2013, tries EUV at 10 nm
Dolphin7835   4/15/2013 5:39:44 AM
NO RATINGS
IEEE Computer Society of Santa Clara Valley has a 2 day symposium April 18-19, where the Friday is focussing on FinFET. http://www.eda.org/edps/

the_floating_ gate
User Rank
Rookie
re: TSMC starts FinFETs in 2013, tries EUV at 10 nm
the_floating_ gate   4/16/2013 4:23:19 AM
NO RATINGS
Who does direct write? ASML bought SVG and ASML killed it. Direct write goes back to Eaton? SUMMARY OF THE INVENTION An object of the present invention is to provide an improved electron beam lithography method for creating an exposure pattern having unprecedented resolution in an electron sensitive surface. This is accomplished in accordance with this invention by patternwise treating an electron sensitive surface to a high resolution pattern of low-energy electrons rather than high-energy electrons. ....... When the separation between the pointed electrode and the surface being treated is less than about 1 nm, the electron clouds of the atoms at the apex of the pointed electrode and at the surface opposite the apex touch, and a tunnel current path is established between the apex of the pointed electrode and the surface. When the separation is more than about 3 nm, electrons must leave the pointed source via field emission. When the separation is between about 1 and 3 nm, both current effects are experienced. In any case, the area of the surface receiving the electrons has a diameter roughly equal to the distance between the point source of the electrons and the target surface.

rick merritt
User Rank
Author
re: TSMC starts FinFETs in 2013, tries EUV at 10 nm
rick merritt   4/17/2013 9:00:09 PM
NO RATINGS
Have they announced that? What's your source?

NichiconLF
User Rank
Rookie
re: TSMC starts FinFETs in 2013, tries EUV at 10 nm
NichiconLF   4/21/2013 7:29:14 AM
NO RATINGS
I am not sure... http://www.xbitlabs.com/news/mobile/display/20130320235000_Nvidia_Reveals_Kayla_Platform_for_Developers_of_GPU_Accelerated_ARM_Applications.html

Diogenes53
User Rank
Rookie
re: TSMC starts FinFETs in 2013, tries EUV at 10 nm
Diogenes53   4/21/2013 4:27:15 PM
NO RATINGS
Burn Lin should have retired as the Holy Father of Immersion, basically saving an industry which made another obviously foolish bet on X-ray lithography (oh, sorry: EUV lithography) and while saving us from a 157nm black hole. The trouble with such success is it can breed hubris. Lin's E-beam direct write has had a similar history to X-ray. The end of optical seems around the corner, billions are spent on alternatives, all fail; now, the end of optical seems even closer, so the failures are renamed (EUV and maskless), more resources are wasted, but Mother Nature doesn't pay attention to marketing-created name-changes. Refocusing from X-ray to EBDW means instead of the overwhelming challenges of source, resist, and mask/blank, we have the overwhelming challenges of source, resist, throughput, and data path.

Mickey.Taiwan
User Rank
Rookie
re: TSMC starts FinFETs in 2013, tries EUV at 10 nm
Mickey.Taiwan   5/4/2013 4:12:19 AM
NO RATINGS
God closes a door (optical lithography), he opens a widow for those who are with perseverance. It takes time and let's see.

resistion
User Rank
CEO
re: TSMC starts FinFETs in 2013, tries EUV at 10 nm
resistion   5/4/2013 5:22:58 AM
NO RATINGS
Optical is not ending, there's perseverance there as well.

resistion
User Rank
CEO
re: TSMC starts FinFETs in 2013, tries EUV at 10 nm
resistion   5/4/2013 2:34:19 PM
NO RATINGS
God also gave electrons mean free paths, so I doubt EUV or E-beam are the intended windows for lithography. http://www.google.com.tw/imgres?imgurl=http://www.virginia.edu/ep/SurfaceScience/mfp-luth.GIF&imgrefurl=http://www.virginia.edu/ep/SurfaceScience/diffract.html&h=1306&w=1760&sz=44&tbnid=QKsyadnm5B9OOM:&tbnh=92&tbnw=124&prev=/search%3Fq%3Delectron%2Bmean%2Bfree%2Bpath%26tbm%3Disch%26tbo%3Du&zoom=1&q=electron+mean+free+path&usg=__bB9cU--iCG-n29qsTr83sRrdjcg=&docid=jwiPBTm96sPScM&sa=X&ei=RRuFUdKrEM2jkQXxsYH4Cg&ved=0CDsQ9QEwAw&dur=156

double-o-nothing
User Rank
Rookie
re: TSMC starts FinFETs in 2013, tries EUV at 10 nm
double-o-nothing   5/5/2013 2:12:07 AM
NO RATINGS
"Even if EUV hits its targets, the 10nm node also requires use of self-aligning techniques with immersion lithography to minimize the need for EUV to just some critical layers. TSMC also is developing a so-called G-rule that automates the tricky process of handling color conflicts in double patterning." It would be implied that no EUV layers would be best otherwise why all the trouble with the double patterning.

<<   <   Page 2 / 3   >   >>
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
EE Times editor Junko Yoshida grills two executives --Rick Walker, senior product marketing manager for IoT and home automation for CSR, and Jim Reich, CTO and co-founder at Palatehome.
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed