Breaking News
Research

IBM reports drift-tolerant multilevel cell PCM

6/30/2011 08:54 AM EDT
26 comments
NO RATINGS
Page 1 / 2 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
Page 1 / 3   >   >>
resistion
User Rank
CEO
re: IBM reports drift-tolerant multilevel cell PCM
resistion   7/8/2011 5:00:56 AM
NO RATINGS
NAND has been starting to have scaling difficulties recently, but continues to be extended, mainly with system-level improvements. So in the end we may have to judge the technology not only at the device level but also at the system level.

krisi
User Rank
CEO
re: IBM reports drift-tolerant multilevel cell PCM
krisi   7/7/2011 9:02:05 PM
NO RATINGS
I think we need to distinguish between true tech-Ponzi scheme, say Perpetum Mobile, and many other promising technologies that nobody really knows whether they will work or not...after life of mant start-ups is exactly like this, you try to build technology that will find commercial application but as we all know most of these attempts fail...it all depends whether you truly believ you have a shot or whether you know well that it is not going to work but plan to extract VC money anyways...Kris

Volatile Memory
User Rank
Rookie
re: IBM reports drift-tolerant multilevel cell PCM
Volatile Memory   7/7/2011 8:00:47 PM
NO RATINGS
NAND was about to hit the scaling wall in 2003, according to the all-knowing perpetrators of the techno-Ponzi (for example, read public statements by Stefan Lai at Intel). The fact is, NAND scales quite well and will continue to scale quite well. Therefore, the next gen memory is NAND. Techno-Ponzi is a term which I believe was coined by Mr. David Manners. Loosely, it describes a bunch of scamsters that take money from management and investors by promising to develop technical devices or products that are always just over the horizon. PCM is the longest-running techno-Ponzi, since its "invention" in late 1960s. Read this: http://www.electronicsweekly.com/blogs/david-manners-semiconductor-blog/2011/01/techno-ponzi-memory-re-emerges.html and this: http://www.electronicsweekly.com/blogs/david-manners-semiconductor-blog/2009/08/ten-best-techno-ponzi-schemes.html

krisi
User Rank
CEO
re: IBM reports drift-tolerant multilevel cell PCM
krisi   7/7/2011 12:54:33 PM
NO RATINGS
Scaling to 3x, 4x is extremely unlikely...there is simply no voltage headroom to do that...Kris

Helicopter
User Rank
Rookie
re: IBM reports drift-tolerant multilevel cell PCM
Helicopter   7/5/2011 7:03:13 PM
NO RATINGS
VOLATILE Memory - what in your view is the next gen memory? obvioulsy NAND is just about to hit the scaling wall. Also,why do you call it a Ponzi scheme?

resistion
User Rank
CEO
re: IBM reports drift-tolerant multilevel cell PCM
resistion   7/5/2011 1:17:55 AM
NO RATINGS
You can demonstrate multiple resistance levels, but the more levels you have, the less difference between levels, in terms of amount of amorphous material. As you scale down, this decreasing difference becomes more difficult to control. So you might see 90 nm MLC demo, but 45 nm is more difficult. This applies to scaling down any multibit cell - you're actually scaling the intracell bit size even faster (2x, 3x, etc.). So it's much more risky.

Peter Clarke
User Rank
Blogger
re: IBM reports drift-tolerant multilevel cell PCM
Peter Clarke   7/4/2011 11:24:34 PM
NO RATINGS
It is not limited to four levels (2-bits). As Haris Pozadis of IBM was quoted saying in the article: "We don't believe there is a fundamental limitation. We believe we can extend this to 3-bits, even 4-bits per cell."

IBMLabs
User Rank
Rookie
re: IBM reports drift-tolerant multilevel cell PCM
IBMLabs   7/4/2011 6:06:39 PM
NO RATINGS
I love your passion Volatile Memory. I see you can be traced to a similar argument back in December 2010. Regardless, let me know your email address and in 2016 we can catch up.

Volatile Memory
User Rank
Rookie
re: IBM reports drift-tolerant multilevel cell PCM
Volatile Memory   7/4/2011 5:37:46 PM
NO RATINGS
yalanand: Even the two levels are unstable, as Mr. Neale has shown. Why do you think Intel/STM/Numonyx/Micron never produced stable MLC PCM?

Volatile Memory
User Rank
Rookie
re: IBM reports drift-tolerant multilevel cell PCM
Volatile Memory   7/4/2011 5:34:12 PM
NO RATINGS
IBMZRL: Are you one of the millipede fraudsters at IBM? Samsung GT-E2550 GSM is NOT A SMART PHONE! It is a basic, old 2G phone. MOREOVER, I DO OWN a Samsung GT-E2550 handset and it has absolutely no PCM in it - it has plain old NOR. The Chipworks busybees destroyed a non-commercial, planted phone. Samsung removed all the PCM from the production GT-E2550 series after encountering power consumption issues a year ago.

Page 1 / 3   >   >>
Most Recent Comments
seaEE
 
Neo10
 
collin0
 
zeeglen
 
Francene
 
MeasurementBlues
 
zeeglen
 
MeasurementBlues
 
SteveP67
Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll