Breaking News
Research

Holey optochip breaks the 1-Tbit/s barrier

3/8/2012 04:33 PM EST
2 comments
NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
Kinnar
User Rank
CEO
re: Holey optochip breaks the 1-Tbit/s barrier
Kinnar   3/11/2012 7:50:04 AM
NO RATINGS
This technique might be used as a peripheral bus for optical FPGA which is recently shown by Altera.

docdivakar
User Rank
Manager
re: Holey optochip breaks the 1-Tbit/s barrier
docdivakar   3/11/2012 6:16:24 AM
NO RATINGS
@Peter Clarke: at the outset, I am tempted to say this is just a linear scaling of what was accomplished years ago in parallel optical modules (Paroli, any one?!). I wish there was more details provided on how the fibers will be interconnected to the optoelectronic devices. the die size is quite small and to interconnect 24TX / RX channels would be nothing short of challenging! MP Divakar

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll