LONDON – EDA company Synopsys Inc. has announced that is interface physical layer intellectual property cores and embedded memory SRAM for the 28-nm process technology from Taiwan Semiconductor Manufacturing Co. Ltd.
Synopsys (Mountain View, Calif.) provides IP cores for license from its DesignWare library. The 28-nm ready cores include SuperSpeed USB 3.0, USB 2.0, HDMI, PCI Express, DDR and SATA and SiWare embedded memory SRAMs.
The DesignWare PHY IP for the TSMC 28-nm process is scheduled to be available in Q2 of 2011, the company said, adding that the DesignWare IP portfolio of SiWare embedded memories for the TSMC 28-nm process is available now.
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.