Breaking News
Product News

Cadence extends verification and storage IP offerings

5/16/2012 09:28 AM EDT
2 comments
NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
goafrit
User Rank
Author
re: Cadence extends verification and storage IP offerings
goafrit   5/16/2012 5:26:00 PM
NO RATINGS
Can someone tell me whom Cadence is competing with? Is it Synopsis or Tanner. I think this company is trying so hard to dominant but I cannot see it in the market valuation. So why is this industry leader not getting the bucks?

Kinnar
User Rank
Author
re: Cadence extends verification and storage IP offerings
Kinnar   5/16/2012 11:19:09 AM
NO RATINGS
The process changes here are for the developments to be incorporated in the design environment. The claimed speed is just the way of one type of offer to the Cadence customer, what actually the user will get, depends on how is the process of the design and how better the design can make used of it.

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed