Breaking News
Design How-To

Flash memory 101: An Introduction to NAND flash

Title-1
NO RATINGS
4 saves
Page 1 / 5 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
leosteinfeld
User Rank
Rookie
What about power consumption?
leosteinfeld   9/26/2013 4:29:55 PM
NO RATINGS
Hi,

Nice article, later I found yours slice presentation at FlashMemorySummit (2008) that give rich complementary information. However, I'm interested in Flash energy consumption to complete a fair comparison between different technologies. This parameter is normally disregarded in books and so on. Please could you (or anybody) give any clue on orders of magnitude of the static consumption (specified as current/power leakage) and dynamic consumption during random read operation.

Best regards,

Leonardo

Blunk
User Rank
Rookie
re: Flash memory 101: An Introduction to NAND flash
Blunk   4/30/2013 4:18:01 PM
NO RATINGS
1 saves
Bit errors can occur in the spare area as well as the main page, but the ECC algorithms accommodate the occurrence of bit errors in the check bytes.

G.SR
User Rank
Rookie
re: Flash memory 101: An Introduction to NAND flash
G.SR   2/21/2011 11:59:14 AM
NO RATINGS
1 saves
Hi, We need to store ECC information while writing data to NAND. My understanding is we are doing so because, some errors might occur while reading DATA from NAND. What will happen if error occurs while reading NAND Spare Area. Is it guaranteed that no errors occur when we read from the Spare Area? Thank You & Regards, GSR

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll