Breaking News
Design How-To

Understanding the effect of clock jitter on high-speed ADCs (Part 1 of 2)

1 saves
More Related Links
View Comments: Newest First | Oldest First | Threaded View
User Rank
re: Understanding the effect of clock jitter on high-speed ADCs (Part 1 of 2)
TEJDMAXIM   9/23/2008 6:39:26 PM
I read Part I of your article, and while it highlights the ADCproduct, it does not provide any information about jitter that had not already been published a quarter-century ago, by others, with the exception of its statement that compares jitter noise produced by a uniform band of frequencies, compared to the noise induced by jitter on a single tone: "For a simplistic example, a uniform band of power from DC to 1 MHz is 6 dB less sensitive than a single tone, or a narrow band, with equivalent power at 1 MHz..," I may be wrong, but I believe that statement is incorrect, and if I understand "reduced sensitivity" to be reduction in jitter-induced noise, that noise is lower by 4.77 dB (1/3 less power), not by the stated 6 dB (1/4 less power).

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
Like Us on Facebook Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll