Breaking News
Design How-To

Buck-boost vs. buck converter: it's about battery life in portables

NO RATINGS
1 saves
Page 1 / 3 Next >
More Related Links
View Comments: Threaded | Newest First | Oldest First
Chuck Sampson
User Rank
Author
Why not use inverting buck boost?
Chuck Sampson   9/22/2013 4:12:46 PM
NO RATINGS
It seem obvious to me that non-inverting buck boost for this particular application is a poor choice. The larger footprint and cost would make me chose the sync buck right off. 

But what about using a inverting buck boost? If the source is a battery why not connect it up so that the micro gets the proper polarity voltage it needs? You could operate the inverting buck boost in transistion mode for high efficiency and the footprint would be the no larger than the syncbuck.

The other issue though is that the battery voltage really never goes low enough to warrant the boost in voltage. 

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed