Design Con 2015
Breaking News
Design How-To

Massively parallel processing arrays (MPPAs) for embedded HD video and imaging (Part 2)

NO RATINGS
Page 1 / 8 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
TonyGeorge
User Rank
Rookie
re: Massively parallel processing arrays (MPPAs) for embedded HD video and imaging (Part 2)
TonyGeorge   8/18/2008 7:18:03 AM
NO RATINGS
H.264 Video Codec on FPGA Hardware video encoders & decoders are efficient way of implementing performance oriented, low power Video Codecs. The hardware have high computational and memory bandwidth capabilities that are essential to real-time image/video processing systems, when compared with DSP processors. The products like Digital video recorders, Video wireless devices, Video surveillance systems, Hand held HDTV video cameras, requires low power high performance implementation. The important step towards this realization is to prototype the Codec in FPGA. http://drtonygeorge.com/Video/h264/h264_rtl.htm

Radio
LATEST ARCHIVED BROADCAST
EE Times Senior Technical Editor Martin Rowe will interview EMC engineer Kenneth Wyatt.
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll