Breaking News
Design How-To

Massively parallel processing arrays (MPPAs) for embedded HD video and imaging (Part 2)

Page 1 / 8 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
User Rank
re: Massively parallel processing arrays (MPPAs) for embedded HD video and imaging (Part 2)
TonyGeorge   8/18/2008 7:18:03 AM
H.264 Video Codec on FPGA Hardware video encoders & decoders are efficient way of implementing performance oriented, low power Video Codecs. The hardware have high computational and memory bandwidth capabilities that are essential to real-time image/video processing systems, when compared with DSP processors. The products like Digital video recorders, Video wireless devices, Video surveillance systems, Hand held HDTV video cameras, requires low power high performance implementation. The important step towards this realization is to prototype the Codec in FPGA.

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
Like Us on Facebook Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll