Breaking News
Design How-To

Video encoding with low-cost FPGAs for multi-channel H.264 surveillance

Page 1 / 6 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
User Rank
re: Video encoding with low-cost FPGAs for multi-channel H.264 surveillance
aswakle   1/1/2009 1:10:21 PM
Figure 5 shows system encoding 1080p video at 20 FPS. I understand that the system implements data-parallelism whereby the two H264 encoder cores operate on different (successive) frames. However each core will require reference frame (generally the previous one) for ME and MC. If these cores are getting alternate frames, then their perception of reference frames is different and therefore the decoder may have an issue. This, of course, can be solved by using the "multiple reference picture" tool in H.264, whereby (n-2)th reference frame may be used by the encoder. So though the H.264 encoder core operates to use the successive frames, the decoder is informed that (N-2)nd reference frame is being used. And then there would be no issue. Would that be correct interpretation ? Thanks, Abhijeet Wakle

August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
Top Comments of the Week
Like Us on Facebook Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.