Breaking News
Design How-To

Prevent tampering in energy meters

NO RATINGS
2 saves
Page 1 / 5 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
Energy Engineer
User Rank
Rookie
re: Prevent tampering in energy meters
Energy Engineer   5/20/2013 10:50:10 AM
NO RATINGS
Single phase meters are designed with either a additional battery or a CT to generate a potential across secondary side burden to power up electronic in the meter. Voltage is programmed and current is measured. Now the programmed value of voltage of PF is multiplied with current and time to compute energy.

cptechonline
User Rank
Rookie
re: Prevent tampering in energy meters
cptechonline   2/24/2009 2:20:51 AM
NO RATINGS
Nice to read this illustrative article. For missing neutral mentioned in fig:5 can you mention how the meter will get its power supply. In single ohase meters if any one meter potential is isolated then the meter is powered down and hence the CPU will not function. Can you comment on this. Thanks

Engineer62
User Rank
Rookie
re: Prevent tampering in energy meters
Engineer62   2/4/2009 8:14:25 PM
NO RATINGS
Interesting article, but I did not see much reference (any?) to power factor correction (pay only for watts, penalty for lagging VARs consumed, credit for leading VARs.) For my single-phase domestic (home) metering how is power factor allowed for, or are we just billed on VA, regardless? I have always wondered if I could get a discount on my electicity bill by adding a lot of shunt capacitance at my hydro entry to pull leading VARs (that's assuming I could find enough cheap/free AC capacitors!) Or would they charge me even more due to all those leading VARs and no PF recognition or correction?

August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.