Breaking News
Design How-To

The FPGA "Fountain of Youth" (field logic updates)

NO RATINGS
Page 1 / 2 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
stevec123
User Rank
Rookie
re: The FPGA "Fountain of Youth" (field logic updates)
stevec123   9/24/2007 6:41:14 PM
NO RATINGS
Nice article, Steve. And an interesting topic. But, what about using processors (hard or soft) for that portion of your design which may be subject to updating? The update in that case is quite a bit less complex (load a new image into code memory). It seems to me that any designer considering a requirement for live in-field updates would certainly want to consider a processor-based design approach for such a block (instead of implementing that functionality in the FPGA logic). Of course, you'd still have to make sure you met your performance, cost, and power dissipation design requirements, but with the application -specific processor technologies that are out there now, this is tenable. cheers, - stevec

August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.