Breaking News
Design How-To

How to implement DSP algorithms using the Xilinx Spartan-3E starter board

4/2/2008 04:00 PM EDT
5 comments
NO RATINGS
Page 1 / 3 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
pmtblr
User Rank
Rookie
re: How to implement DSP algorithms using the Xilinx Spartan-3E starter board
pmtblr   4/14/2009 5:23:49 AM
NO RATINGS
the book refered for this costly, so the alternative way of getting these codes.

krnl386
User Rank
Rookie
re: How to implement DSP algorithms using the Xilinx Spartan-3E starter board
krnl386   10/1/2008 2:01:49 PM
NO RATINGS
just was asking ..would it be better implementing signal processing using DSPs or FPGAs .. ???

Jiten
User Rank
Rookie
re: How to implement DSP algorithms using the Xilinx Spartan-3E starter board
Jiten   6/10/2008 4:24:08 PM
NO RATINGS
the book refered for this costly, so the alternative way of getting these codes.

Jiten
User Rank
Rookie
re: How to implement DSP algorithms using the Xilinx Spartan-3E starter board
Jiten   6/10/2008 4:23:00 PM
NO RATINGS
i need se3adc.v, and other verilog code for adc and dac interface. so wher these are avialable.

dsilage
User Rank
Rookie
re: How to implement DSP algorithms using the Xilinx Spartan-3E starter board
dsilage   5/2/2008 7:56:49 PM
NO RATINGS
Although I went through a VHDL phase with Cypress Semiconductor WARP more than a decade ago, Verilog is my tool of choice these days and that's what Temple University ECE teaches in our three digital logic courses. So the answer is 'no' but I am confident that the Verilog code could be easily translated into VHDL. Dennis Silage

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll