Breaking News
Design How-To

Multirate DSP, part 1: Upsampling and downsampling

4/21/2008 07:00 AM EDT
4 comments
NO RATINGS
5 saves
Page 1 / 4 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
Smita
User Rank
Rookie
re: Multirate DSP, part 1: Upsampling and downsampling
Smita   9/23/2010 11:47:05 AM
NO RATINGS
Nice article. To be more specific,in fig 12-2, shouldn't the anti-aliasing filter cut-off be Fmax, i.e, maximum frequency of the input signal and the stop band start at Fs/2M? Also,for a multistage decimator and interpolator, how are the stop band frequencies chosen for each stage and what is its (Fstop) significance on the transition band and overall filter design? For instance for a multistage decimator, we have the stop-band at (Fi - Fo/(M*2)), where Fi is the sampling frequency of the 'i'th stage and F0 is the input sampling frequency. What exactly is the significance of having this (Fi - Fo/(M*2)) stop band frequency at each stage? Thanks very much!

siddiqui
User Rank
Rookie
re: Multirate DSP, part 1: Upsampling and downsampling
siddiqui   5/17/2009 1:55:19 AM
NO RATINGS
hi is there any good material i can get to study sigma delta modulators through matlab, as i need to designed it with low pass and then 1-1,2-2 and 2-2-2 mash,,? email me at mkaks_rock@yahoo.com. i will be obliged.

Kareem
User Rank
Rookie
re: Multirate DSP, part 1: Upsampling and downsampling
Kareem   4/24/2008 4:10:24 AM
NO RATINGS
Nice article. It gives good introduction about multirate signal processing. Hope he will cover application of multirate.

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll