Breaking News
Design How-To

Opportunities in Analog Verification

NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
Saranyan
User Rank
Rookie
re: Opportunities in Analog Verification
Saranyan   12/13/2008 4:45:14 PM
NO RATINGS
I am sorry. @Babun - I think what pitchmonk means is that analog designers have to think beyond their blocks. They have to think about interfaces to their block and the control signal they get. I am not sure about what he means by digital transistors though.

Saranyan
User Rank
Rookie
re: Opportunities in Analog Verification
Saranyan   12/12/2008 5:30:52 AM
NO RATINGS
Everyone - sorry for the delay in responding. @Stefano - Yes, you are right. It is challenging to verify the current designs due to complexity. The one big problem is that the present EDA tools do not focus on methodologies. Actually, it is not about the EDA companies, analog designers and chip leads have to bring a methodical approach to verifying their chips. Simple things like naming conventions, an effort to top down design and modular and early verification plans would help significantly. @Sonali - Industry can be brutal. I do not fully agree with your claim that one person cannot do everything (verification, scripting, etc). Actually, the way I see them, these skills are actually weapons in a verification engineers arsenal to get their jobs done smoothly and efficiently. Regarding jobs purely for RF/Analog modeling engineers, I don't know, because modeling is a small part of verification. Verification engineers need to model blocks with various levels of abstraction, plan test benches and anticipate where the chip might be functionally unstable and test for those cases. There are several opportunities available for engineers with a knowledge in RF/Analog modeling and a willingness to learn more. @Babun - which point of Stefano's reply do you want elaborated? -Saranyan

sunnylvee
User Rank
Rookie
re: Opportunities in Analog Verification
sunnylvee   12/11/2008 8:16:47 PM
NO RATINGS
Hi Sonali, You can get all the answers about analog verification from the training classes held by Designers' Guide Consulting. There will be one in next January. Just click http://www.designers-guide.com/classes.html and you will know more. Best Wishes Sunny

Babun
User Rank
Rookie
re: Opportunities in Analog Verification
Babun   12/8/2008 5:12:00 AM
NO RATINGS
Hi pitchMonk1, Thanks for your comments. Can you please explain in details the point 2 in your comment. Thank you. Best Regards, Babun

Sonali Luniya
User Rank
Rookie
re: Opportunities in Analog Verification
Sonali Luniya   12/3/2008 3:19:32 PM
NO RATINGS
Hello Saranyan, This is an interesting article. There is one question I would like to ask is who is the perfect candidate for this job? I worked at RFMD (for 10 months) until early this year when they went through a round of lay offs. I was the CAD and modeling engineer for the RF team. I developed the AMS models for the all the RF and Front End Module blocks and performed functional verification mixed signal simulation of the entire signal path. I did not have an opportunity to develop test benches and automate the tests since there was an entire verification team dedicated to do that. I have been looking for a job since June. I did manage to get an offer from a cell phone giant but the position did not get approved since they merged with another semiconductor giants. The other companies I interviewed with came back saying we need somebody with more than just VerilogAMS and simulation expertise, somebody with more verification and scripting experience. From my experience at RFMD one person cannot do verification, scripting, simulation, modeling, debug test cases, understand every design block and simulation tool/technique. Are there jobs out there for a beginner verification engineer with analog/RF modeling background and can grow into the verification engineers role? Thanks, Sonali Luniya.

sunnylvee
User Rank
Rookie
re: Opportunities in Analog Verification
sunnylvee   12/1/2008 9:42:48 PM
NO RATINGS
Saranyan, it is really nice to read such a good article. PitchMonk1, thanks for mentioning Designer's Guide Consulting, yes, we are doing analog verification now and we have helped customers find bugs either in analog blocks or digital blocks before the tape-out. if you want to know more information about this. just click http://www.designers-guide.com/ Thanks Sunny Zhang Designer's Guide Consulting

pitchMonk1
User Rank
Rookie
re: Opportunities in Analog Verification
pitchMonk1   11/19/2008 6:26:10 PM
NO RATINGS
Saranyan, Interesting article. Some of the sentiments are already echoed by Henry Change in Design Guide Consulting. While the suggested solution is seemingly easy, analog designers worry about a number of things to make sure that the chip/IP works. Many of the passing metrics are "qualifiers" which cannot be brought under a pass/fail criteria. This is the same issue with debug as well. I think we are in an inflection point where designers are relooking at the way they do analog. Two changes have happened to prompt this: (1) Chips are becoming more and more mixed-signal. (2) Analog designers cannot design anymore in isolation. They have to constantly interact with digital designers and use digital transistors for their design. Thanks Mike for the invitation to your Synopsys board. I am sure you write something exciting Synopsys is doing.

eletste
User Rank
Rookie
re: Opportunities in Analog Verification
eletste   11/19/2008 9:22:19 AM
NO RATINGS
Hello Saranyan, I'm currently working as mixed-signal designer and I'm trying to bring within my team the same design/verification guidelines you mentioned in your article. In fact with the tools we have now available, it is impossible to fully verify a design with heavy analog and digital sections at transistor level. I'm glad that someone in pointing out the necessity to have a dedicated person for this purpose. thanks, Stefano Camera STMicroelectronics

Saranyan
User Rank
Rookie
re: Opportunities in Analog Verification
Saranyan   10/28/2008 8:30:15 PM
NO RATINGS
Mike, I will check it out. Thanks for the invite.

Mike_Demler
User Rank
Rookie
re: Opportunities in Analog Verification
Mike_Demler   10/28/2008 7:30:23 PM
NO RATINGS
Hello Saranyan, It is interesting to read your perspective on the challenges of RF/AMS verification. That is the main subject of my blog, so I invite you to check it out, and participate in the discussion there as well. Regards, Mike Demler Analog Insights

Flash Poll
Radio
LATEST ARCHIVED BROADCAST
EE Times editor Junko Yoshida grills two executives --Rick Walker, senior product marketing manager for IoT and home automation for CSR, and Jim Reich, CTO and co-founder at Palatehome.
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Top Comments of the Week