Breaking News
Design How-To

High-level synthesis, verification and language

NO RATINGS
Page 1 / 4 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
Matthieu Wipliez
User Rank
Manager
re: High-level synthesis, verification and language
Matthieu Wipliez   7/9/2014 4:02:17 PM
NO RATINGS
Interesting post, and indeed it makes much more sense to use SystemC than C, because to be synthesized into anything useful, you will have to rewrite a lot of code to the point that it won't really bear much resemblance to the original source. That said, writing SystemC code to design hardware is a PITA, and if you want to write something synthesizable by all vendors, you basically have to resort to RTL-like SystemC, which is about as ugly as it seems. Also, technically SystemC is not even a language, rather a huge pile of templates on top of C++ (which in itself is already pretty complex).

Why don't you use a modern language? A language that has first-class support for task-level parallelism and inter-task communications, that is a clean subset of the C syntax, without anything that makes no sense on hardware (like pointers and dynamic memory allocation). Oh and the compiler is open-source so you don't need to worry about us being acquired (like Forte and Synfora). Learn more at synflow.com and come discuss on our forum. Cheers!

Andyh
User Rank
Rookie
re: High-level synthesis, verification and language
Andyh   3/3/2010 7:31:40 PM
NO RATINGS
John, I agree with your position that verification of the architectural model should take place at a high level, not at RTL. Getting the verification flow right is where the biggest gains come from in moving to ESL design. However, Synfora offers this flow while maintaining design entry at the untimed C/C++ level. At this level, timing and parallelization is left to the compiler making the code easier to create and debug. In order to verify the architectural model at a high level PICO C Synthesis generates both bit accurate and thread accurate SystemC models to enable the superior verification flow that you outline. Readers can learn more at www.synfora.com Andy Haines

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll