Breaking News
Design How-To

Rapid debug of serial buses in FPGAs

6/30/2009 09:00 AM EDT
1 Comment
NO RATINGS
Page 1 / 3 Next >
More Related Links
View Comments: Threaded | Newest First | Oldest First
danb123
User Rank
Rookie
re: Rapid debug of serial buses in FPGAs
danb123   7/2/2009 9:47:07 AM
NO RATINGS
These work well, when you have a completely standard I2C or other serial bus. However, many manufacturers implement something else that is 'like' I2C but not the same. Usually the oscilloscope can't deal with that. I would like something as simple as using the cursors to indicate the start and end of the serial data, and then have it just show the parallel data from that. Not perfect but it would get you to 90% of what you want.

August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.