Breaking News
Design How-To

Universal memory, round two

11/8/2009 05:00 AM EST
1 Comment
NO RATINGS
Page 1 / 4 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
Semiconductor Analyst
User Rank
Rookie
re: Universal memory, round two
Semiconductor Analyst   11/10/2009 1:32:38 PM
NO RATINGS
I would not bet against NAND for the foreseeable future. So while lithographic scaling will be a problem sub 32 nm, that problem is faced by everyone. And yes it will be hard to scale the interpoly dielectric and tunnel oxides. But HfO or AlO are being used in DRAMs and microprocessors. And Samsung and Toshiba have been qute clever at migrating to 2, 3, and 4 bits per cell. That and multichip packaging (I think one vendor has shown 9 dies in a stack) would suggest that flash has a way to go before bust. I don't see any of the other memory technologies as having the kind of infrastructure that flash and DRAM have. The reports of flash/DRAM deaths are quite premature.

Most Recent Comments
R_Colin_Johnson
 
mhrackin
 
mhrackin
 
mhrackin
 
Sheepdoll
 
betajet
 
Olaf Barheine
 
C VanDorne
 
Max The Magnificent
Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll