Design Con 2015
Breaking News
Design How-To

An overview of SystemVerilog 3.1

An overview of SystemVerilog 3.1
5/21/2003 08:00 PM EDT
1 Comment
NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
Chiranjeevis
User Rank
Rookie
Mistake is assertion:
Chiranjeevis   11/4/2013 6:46:45 AM
NO RATINGS
always @ (posedge clock)
if(state == FETCH)
assert request_check;

you can't assert a sequence directly. It should be assert property, inside property we need to call the sequence temporial expression.

Flash Poll
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Top Comments of the Week