Breaking News
Design How-To

Protecting FPGAs from power analysis

NO RATINGS
Page 1 / 6 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
DrFPGA
User Rank
Blogger
re: Protecting FPGAs from power analysis
DrFPGA   7/19/2010 4:21:02 PM
NO RATINGS
New FPGA design tools have some automatic power reduction algorithms (like clock gating). At first glance, it would seem that these tools would actually make it easier to attack such a design using power analysis. Maybe there is a way to use them to more easily obfuscate power use however if clock gating can be turned on and off in a controlled (but random) fashion.

Flash Poll
Radio
LATEST ARCHIVED BROADCAST
Join our online Radio Show on Friday 11th July starting at 2:00pm Eastern, when EETimes editor of all things fun and interesting, Max Maxfield, and embedded systems expert, Jack Ganssle, will debate as to just what is, and is not, and embedded system.
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Top Comments of the Week