REGISTER | LOGIN
Breaking News
Design How-To

Protecting FPGAs from power analysis

NO RATINGS
Page 1 / 6 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
DrFPGA
User Rank
Author
re: Protecting FPGAs from power analysis
DrFPGA   7/19/2010 4:21:02 PM
NO RATINGS
New FPGA design tools have some automatic power reduction algorithms (like clock gating). At first glance, it would seem that these tools would actually make it easier to attack such a design using power analysis. Maybe there is a way to use them to more easily obfuscate power use however if clock gating can be turned on and off in a controlled (but random) fashion.

Most Recent Comments
David Ashton
 
Smartalix
 
Sang-Yun
 
Sang-Yun
 
realjjj
 
DMcCunney
 
David Ashton
 
rick merritt
 
rick merritt
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed