Breaking News
Design How-To

Protecting FPGAs from power analysis

NO RATINGS
Page 1 / 6 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
DrFPGA
User Rank
Blogger
re: Protecting FPGAs from power analysis
DrFPGA   7/19/2010 4:21:02 PM
NO RATINGS
New FPGA design tools have some automatic power reduction algorithms (like clock gating). At first glance, it would seem that these tools would actually make it easier to attack such a design using power analysis. Maybe there is a way to use them to more easily obfuscate power use however if clock gating can be turned on and off in a controlled (but random) fashion.

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for todays commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll